Set/Reset hangs

Lucask

Member
Join Date
Apr 2017
Location
Jutland
Posts
13
Hi,

I have an odd issue.

I use the S/R instruction to enable another step to be executed in the program.
And when "Test_Seq_2" becomes 10, "Transferchain_7.3_Done" should go "False".

Sometimes this work, sometimes the "Set" keeps hanging.

The "Test_Seq_2" becomes "0", but the "Transferchain_7.3_Done" is still "True".


And "Test_Seq_1" is not in Step 10 when i am trying to reset the bit.


Could this be some scan-related issue?

Test_3.png

Test_2.png

And for good measure.
Same result as the above.

Test_4.png
 
Last edited:
What about using a small time delay to initiate the Reset?
Say 50mSecs or so?
Even if it is a scan issue the delay will take care of it.
IF TestSequence=10 AND Not M101.2 -----> 50mSecs time delay
IF TestSequence=10 AND Not M101.2 AND Txxx=50mSecs THEN Reset M100.4
 
I would suspect Transferchain_7.3_Done is being changed on a rung not shown here.


As diagnostics:


1) add a set and reset of another bit, which is not used anywhere else, in parallel with the branches that S/R the Transferchain_7.3_Done bit.


2) If (1) doesn't tell you anything new, then two more separate unused bits and two counters:

  • one --( )-- in parallel with the Set branch that goes to 1 if the set branch is true,
  • one --( )-- in parallel with the Reset branch that goes to 1 if the reset branch is true,
  • Four new networks: put two separate counters on each new bit, one to detect a rising edge and one to detect a falling edge.
 
Thank you for the replys.

drbitboy,

Have tried with the parallel coils, same result.

I tried the following:

IF "Test_Seq_2" =10 AND NOT "Conveyor_5.1_Outlet" AND NOT "Transferchain_7.3_Done" THEN
"Test_Seq_2:=0;
END_IF;

This way I was sure that "M100.4" was false.

But the question here is why, I guess.

I would have thought it scanned the entire network.
 
Actually.

I have tried doing what you suggest Jkoso, and also before the Move function.

Sometimes it works, other times it doesn't.

The only thing that seems to work, is making sure that the bit is actually "False" before Moving 0 into the step.
 
are these networks running in physical hardware or in a simulator?


Also, what brand are we looking at (it seems like Siemens)?
 
In the first rung you test the value of Test_Seq_1 and in the second rung you test Test_Seq_2. Is it possible for both of theses be equal to 10 on the same scan?
 
No,

"Test_Seq_1" becomes 20, after around 30 seconds (after executing other steps)
"Test_Seq_2" becomes 10.

Isn't it likely that it is as simple as scan related?

That is the only thing i can think of.
 
No,

"Test_Seq_1" becomes 20, after around 30 seconds (after executing other steps)
"Test_Seq_2" becomes 10.

Isn't it likely that it is as simple as scan related?

That is the only thing i can think of.




what do you mean by "scan related?"
 

Similar Topics

Hi, I was testing my 1747-ASB for some I/O mapping last week. Today when I tried to power-on my chassis with 1747-ASB inside, the ASB just hang...
Replies
4
Views
2,190
Hi need help why this “failure 5 emergency stop “ appears at every startup in the morning ? Have to shut off main switch at least 10 times on...
Replies
19
Views
257
I was loading a program onto an XE1e2 PLC and it got stuck on these two windows and won't progress. It won't let me connect from the PC to reload...
Replies
0
Views
73
Hi all, i have recieved some 4RF Aprisa SR+ ethernet radios from a customer to configure. Issue is that they are used and have non-default...
Replies
0
Views
74
Hi Guys, I have a 1769-L24-QBFCB1 that has the OK light flashing on the embedded counter module. The manual states it is a resettable fault, but...
Replies
0
Views
104
Back
Top Bottom