My point about the mismatch between pulse frequency and the number of bits in the counter's accumulator register is that at maximum frequency of 800 counts per millisecond, the counter can only track the encoder for 81.9 milliseconds before overflowing. That's not too good if you're using the HSC in a programmable limit switch application.